Latest Jobs  
 
 
 
Job Information
Job title

Senior Mixed Signal ASIC Design Engineer

Company Kforce Professional Staffing, Inc.
Wage between $0.00 - $0.00 Annually
Location United States, Arizona, Phoenix
Employment type Full Time
Education Not Specified
Year Experience 4 - 5 Years of Practical Experience
Travel Not Specified
Published on 11/7/2009
Description
Kforce is seeking a Senior Mixed Signal ASIC Design Engineer for our client, a growing nationwide company! Candidates should have a proven track record of Digital IC Design working with Analog IC Design Engineers. You will work with other Design Engineers to meet the company's objectives. This Senior Design Engineer is needed to design and implement digital functions within mixed signal ASICs for Power Management ICs. You will do front to back (RTL, synthesis, verification, mixed mode simulation with the analog functions, and test support) in power management PMICS. Also, initial tasking is to be Real-Time Clocks, I2C Interface and Register Maps, and CODEC integration. This is a Full time position with solid equity opportunity. We are working directly with their Hiring Manager. For consideration, please send your resume to Jared Taylor at (see below) today!

Qualifications Include:
  • 8+ years of experience in Digital Design with at least 5+ years in Verilog/Synthesis-based ASIC Design
  • Experience with front to back (RTL, synthesis, verification, mixed mode simulation with the analog functions, and test support) in power management PMICS (highly desired)
  • Verilog language and simulation verification experience
  • Mixed-signal simulation (Cadence AMS) and interfacing with analog functions
  • Logic Synthesis and Static Timing Analysis
  • Design for tests, scan insertion, ATPG, and Functional Test Vectors
  • Interface with Place and Route and back-annotated simulation verification
  • Must have taken at least 2 ASICS through the entire flow of specification to prototypes
  • Must have the knowledge and capability to execute the entire design process without significant assistance; as most all other Engineers at this location are Analog Designers
df-tc

Experience/Skills
See Above
 
Bookmark and Share