Latest Jobs  
Advance your technical career… Find a tech school and start an IT career!
Start your career in the fast-growing technical field – Get more info here »
Advance your technology career with the latest technology skills - Get more info here »
 
This job has expired.
 
Job Information
Job title

Sr. Analog Design Engineer

Company Jason Roberts, Inc.
Wage Not specified
Location United States, Texas, Dallas
Employment type Full Time
Education Not Specified
Year Experience 4 - 5 Years of Practical Experience
Travel None
Published on 10/23/2004
Description
Craft and support innovative analog and nonvolatile memory (NVM) designs.

Work on all phases of the product development process from concept to delivery.

AEON is a new class of high-performance memories that currently reside in 0.35um, 0.25um, and 0.18 um technologies. The memories in all technologies require the standard 3.3V oxide and use standard logic design rules. We presently supply memories that are used in applications ranging from fuse replacement to RFID.

Basic building blocks within our high-performance memories are:


Low-power, high-accuracy on-chip oscillators: nominal frequencies range from 1 MHz to 10 MHz for different designs.
Low-power, high-accuracy bias current generators: nominal core currents vary from 50nA to 250nA for different designs.
High-voltage, low-power charge pumps: generate 10V output from as low as 1V inputs, all in logic CMOS with no special devices.
High-voltage, low-power, switches: pass 10V from node to node in logic CMOS.
Negative-voltage charge pumps: pulse 4V below the substrate in logic CMOS.
Precision sense amplifiers.
Asynchronous logic.
Switched-capacitor circuits.

Custom, floating-gate SPICE modeling allows our designers to simulate the full effects of Fowler-Nordheim Tunneling and Hot-Electron Injection using a standard Cadence tool flow. Designers have access to tunneling/injection mismatch/temperature effects, etc. to allow full memory simulation which correlates well to lab measurement.

This foundation of high-performance memories allows an unprecedented advantage in attacking higher-level functionality like:


Zero-offset, trimmable op amps.
High-precision trimmable current/voltage references.
Precise oscillators.
Trimmable, high-precision DACs and SAR ADCs.

Essential Duties and Responsibilities:

Spend the first 6-9 months learning our patented technology by designing and supporting our unique NVM.
Get over the fear of abiding by foundry-supported SPICE model limitations --, we create our own rules.
Truly a unique opportunity to learn world-class technology.
Innovate new IP blocks such as high-accuracy data converters, op amps, and references, using high-performance analog techniques and custom NVM technology.
Perform block-level and chip-level simulations and pre- and post-layout extraction using custom, in-house NVM models.
Define and create block-level data sheets.
Develop test and characterization strategies for custom analog and NVM products.
Work with team to develop innovative, custom solutions for customers.

Required Skills

BSEE and 3 - 10 years of analog IC design experience in standard digital CMOS or equivalent combination of education and experience.
Demonstrated track record of successful designs that are in production.
Experience with Cadence design flow.
Strong lab experience testing own designs.

Additional Desirable Qualifications:

Experience designing one or more of the following analog ICs in digital CMOS: op amps, data converters or PLLs, and reference designs such as bandgaps and current references
Experience with stability and AC analysis.
Experience with behavioral modeling in Matlab, Verilog, VerilogA, or similar.

Please forward your resume in Word as an attachment. All information will be kept confidential. Other RFID arena roles available also.

df-tc

Experience/Skills
Required Skills

BSEE and 3 - 10 years of analog IC design experience in standard digital CMOS or equivalent combination of education and experience.
Demonstrated track record of successful designs that are in production.
Experience with Cadence design flow.
Strong lab experience testing own designs.

Additional Desirable Qualifications:

Experience designing one or more of the following analog ICs in digital CMOS: op amps, data converters or PLLs, and reference designs++ see description

Other desired skills:
Required Skills

BSEE and 3 - 10 years of analog IC design experience in standard digital CMOS or equivalent combination of education and experience.
Demonstrated track record of successful designs that are in production.
Experience with Cad
This job has expired.